



INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ

Návrh řídicích systémů v prostředí LabVIEW a jejich HIL testování v prostředí Veristand

Ing. Roman Vala a Ing. Jiří Kepřt, Ph.D.


8. dubna 2011

Tato prezentace je spolufinancována Evropským sociálním fondem a státním rozpočtem České republiky.




Agenda

- Úvod
- SW pro simulace a modelování
- Operační systém Real-Time a jeho programování
- Využití obvodů FPGA pro připojení signálů a simulaci snímačů
- HW platformy pro spouštění řídicích modelů pod operačním systémem Real-Time
- HIL (Hardware In the Loop) testování




PC-Based Control and Simulation





Target deployment V Diagram




8.4.2011



Manufacturing V diagram

Based on uP architecture
All tantal capacitor design
Control loop speed min 500us
Must withstand shocks up to 50g
deadline to finish production 6 months


K_c



8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ





PXI (PCI eXtensions for Instrumentation)


PXI Controller

- Embedded PC or remote PC interface
- Runs all standard software

PXI Backplane

- PCI bus
- Synchronization

Chassis



Peripheral Slots

PXI Chassis


- 3U, 6U, and 3U/6U combo
- 4 through 26 slots
- Portable, benchtop, rack mount
- AC and DC power options
- Application specific
 - Ultra rugged, integrated signal conditioning, integrated LCD, etc.



Timing and Synchronization Features of PXI



- PXI Trigger Bus
 - 8 TTL
 - Trigger, Clock, and Handshaking Signals
- System Reference Clock
 - 10 MHz TTL or 100 MHz Differential
 - Phase Lock Looping
 - Equal-Length Traces (< 200 ps skew)
- Star Trigger
 - Differential
 - Equal-Length Traces (< 150 ps Skew)



Embedded PXI System Controllers




General Purpose OSs

- Windows, Linux, etc.
- High performance
- Integrated peripherals
 - Gigabit Ethernet, USB 2.0, ExpressCard, etc.
- Ethernet / LAN control of PXI

Real-Time OSs

- LabVIEW Real-Time, VxWorks, etc.
- Determinism and reliability
- Headless operation






PXI Multiprocessing



8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ





Remote PXI System Controllers

PC Control of PXI

- Use latest high-performance PCs
- Build multichassis PXI systems



Laptop Control of PXI

- Control portable applications
- Use with DC-powered chassis for mobile systems



8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ



PXI Products...



Data Acquisition and Control

- Multifunction I/O
- Analog Input/Output
- Digital I/O
- Counter/Timer
- FPGA/Reconfigurable I/O
- Machine Vision
- Motion Control
- Signal Conditioning
- Temperature
- Strain/Pressure/Force/Load
- Synchro/Resolver
- LVDT/RVDT
- Many More...



Modular Instrumentation

- Digital Waveform Generator
- Digital Waveform Analyzer
- Digital Multimeter
- LCR Meter
- Oscilloscope/Digitizer
- Source/Signal Generator
- Switching
- RF Signal Generator
- RF Signal Analyzer
- RF Power Meter
- Frequency Counter
- Programmable Power Supply
- Many More...



Bus Interfaces

- Ethernet, USB, FireWire
- SATA, ATA/IDE, SCSI
- GPIO
- CAN, DeviceNet
- Serial RS-232, RS-485
- VXI/VME
- Boundary Scan/JTAG
- MIL-STD-1553, ARINC
- PCMCIA/CardBus
- PMC
- Profibus
- LIN
- Many More...


Others

- IRIG-B, GPS
- Direct-to-Disk
- Reflective Memory
- DSP
- Optical
- Resistance Simulator
- Fault Insertion
- Prototyping/Breadboard
- Graphics
- Audio
- Many More...


Over 1500 different modules from more than 70 manufacturers

8.4.2011


Reconfigurable IO FPGA



- Intuitive programming for both embedded engineers and domain experts
- High-speed timing and synchronization
- Custom digital protocols **User-defined COTS**
- In-line signal processing
- Hardware speed, reliability, and determinism



8.4.2011




Testování pomocí NI Veristand

HIL (HARDWARE IN THE LOOP)

8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ





Agenda

- HIL introduction
- NI Veristand
- Demo application

Embedded Control System Challenges



- Increasing application complexity
- Increasing reliability requirements
- Decreasing time-to-market
- Reduce development cost




Test
Challenges




Test
Resources


Are these mutually exclusive?



Testing Embedded Control Systems


System Level Testing






Testing Embedded Control Systems


Component Level Testing



Virtual Reality for your UUT



What does your UUT *know* about the world around it?




Voltage

Current


Impedance

Timing




Testing Embedded Control Systems

Virtual System Level Testing






Real-Time Test System Architecture




8.4.2011






Real-Time Test System Architecture



8.4.2011




Real-Time Test System Architecture




8.4.2011





NI Real-Time Testing Platform – 2 Paths





8.4.2011





NI VeriStand

Real-Time Testing and Simulation Software




8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ



VeriStand Getting Started Window



8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ






NI VeriStand™

Real-Time Testing and Simulation Software

- Stimulus Generation
- Data Logging
- Configurable I/O
- Alarming
- Calculated Channels
- Run-Time Editable User Interface
- User Management
- Multichassis Synchronization
- Closed-Loop Control
- Deterministic Model Execution






NI VeriStand


Configure Real-Time Application

Deploy Real-Time Stimulus/Logging Profiles



**I/O
Calc Ch's
Alarms
Controllers**

**Run-
Time
Editable**




**Table- and
Step-Based
Stimulus**

Create UI at Run Time




NI VeriStand Framework

System Explorer - Example Configuration.in4




SYSTEM EXPLORER

Engine Resources
I/O
Model(s)
Calc Ch / User Ch
Resource Mapping
Alarms/Procedures
Aliases




NI VeriStand Framework



8.4.2011

NI VeriStand Framework



OBSERVE:

- Alarm Monitor
- CAN Bus Monitor
- Channel Data Viewer
- TDMS File Viewer
- Real-Time Consol Viewer

ACTION:

- Channel Scaling and Calibration
- Channel Value Forcing
- Stimulus Profile Editor


CONFIGURATION:

- Model Parameter Manager
- Alarm Manager

NI VeriStand Framework



WORKSPACE




STIMULUS PROFILE EDITOR:

- Generate Test Header
- Load Model Parameters
- Define Stimulus Profiles
- Configure Data Logging

NI VeriStand Host Server




NI VERISTAND ENGINE




FPGA I/O


8.4.2011






NI VeriStand .NET APIs




- Workspace Automation API
- System Explorer API



NI VeriStand Model DLLs



8.4.2011



Today's Session– Helicopter Demo



Position Set-Point
[PWM]





Motor Commands
[PWM]

Position Feedback
[ENCODER]




NI VeriStand™





Helicopter Controller HIL Test System




8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ







Helicopter model




Helicopter model




Helicopter 3D visualization



FPGA personality




FPGA PWM Input Code



FPGA Encoder Output Code

Channel Mappings



Source	Destination
[FPGA] Left Fan Power	Motor Voltage 1 [model]
[FPGA] Right Fan Power	Motor Voltage 2 [model]
[model] Elevation speed (deg/sec)	Elevation Velocity [FPGA]
[model] Pitch speed (deg/sec)	Pitch Velocity [FPGA]
[model] Travel speed (deg/sec)	Travel Velocity [FPGA]



Part 1: Configure Input and Output

- Add FPGA-based I/O interface

Part 2: Create HIL Test Systems


- Add System Model
- Create Procedure to initialize the unit under test
- Update User Interface

Part 3: Create Real-Time Stimulus Profile

- Create Stimulus Profile
- Configure Logging Task



Engine Controller Demo



8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ




Summary



- **System-level Real-Time Testing**
- **Ease of Use**
- **Quick Prototype Development**
- **Customization**





ni.com/veristand

- Demonstration Videos
- Getting Started Resources
- White Papers
- Add-Ons
- Downloadable Evaluation Version




SW PRO SIMULACE A MODELOVÁNÍ

8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ







Agenda

- Graphical System Design
- Software Solutions for Creating Effective Control Algorithms
 - System identification
 - Control design
 - Importing models from other development systems
- LabVIEW RT overview
- LabVIEW FPGA overview
- LabVIEW Robotics


Graphical System Design



Design

Interactive Algorithm Design


- Control design
- Dynamic system simulation
- Digital filter design
- Advanced mathematics



Prototype

Tight I/O Integration

- I/O modules and drivers
- COTS FPGA hardware
- VHDL and C code integration
- Design validation tools




Deploy


Deployable Targets

- Rugged deployment platforms
- Distributed networking
- Human-machine interfaces
- Custom designs




PC-Based Control and Simulation





Algorithm Design Software Tools

Simulation




Graphical Dataflow



Built-in Design Libraries include:

- Advanced Math, Analysis and Signal Processing
- Control Design
- Digital Filter Design
- Modulation
- Sound and Vibration

Configuration



State Diagram





```

MathScript Node
tic;
Y=fft(X);
PowerY=abs(Y).^2;
t=toc;


```

Textual Math

Modeling and Design



Modeling and design produce controller and plant models






8.4.2011

LabVIEW System Identification Toolkit



- Identify and validate linear models of systems from empirical data
- Seamless integration with NI I/O
- Parametric model estimation (both SISO and MIMO)
- Nonparametric model estimation
- Recursive model estimation
- Data preprocessing
- Model conversion, validation, and presentation
- Closed-loop system identification with feedback detection
- Partially known “grey box” system identification






PID and Fuzzy Control Toolkit

PID Control

- Autotuning
- Gain scheduling

Fuzzy Logic

- Control strategies
- Decision making






8.4.2011



LabVIEW Control Design and Simulation Module


- Develop advanced control and analysis applications quickly
- Use on-board FPGA more efficiently
- Perform PID and non-linear control
- Leverage control capabilities including:
 - Model construction, conversion, interconnection and reduction
 - Time and frequency response
 - State-space model analysis and state feedback design
 - Kalman filters
 - Simulation for linear and non-linear systems
 - Discrete systems
 - Signal arithmetic



Control Design – Implementation VIs




- **Implementation VIs allow for control prototyping and deployment with LabVIEW Real-Time**
- Control Design Toolkit implementation VIs include:
 - Discrete transfer function, zero-pole-gain, and state-space models
 - State feedback controller
 - Discrete Kalman filter
- Can be used in:
 - LabVIEW Real-Time
 - LabVIEW Embedded projects



LabVIEW Simulation Loop


- Simulate dynamic systems including controllers and plants
- Real-time implementation for rapid control prototyping or hardware-in-the-loop simulation




8.4.2011

... Little or No Learning Curve for The MathWorks, Inc. Simulink® Software Users

Transfer Function





*LabVIEW
Simulation Module*



Transfer Fcn

The Simulink® software environment




Simulink® is a registered trademark of The MathWorks, Inc. All other trademarks are the property of their respective owners.


Simulink® is a registered trademark of The MathWorks, Inc.

... Little or No Learning Curve for The MathWorks, Inc. Simulink[®] Software Users

- LabVIEW Simulation Module



- The Simulink Software Environment




Simulink[®] is a registered trademark of The MathWorks, Inc. All other trademarks are the property of their respective owners.





Simulink[®] Translator

- Translate plant and controller models from Simulink[®] model file into LV code.




Simulink[®] is a registered trademark of The MathWorks, Inc. All other trademarks are the property of their respective owners.





LabVIEW Simulation Loop Demo



DEMO

8.4.2011


INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ






LabVIEW Control Design and Simulation Benefits

- ***Complete simulation and real-time implementation capability – stay in one environment from design to test to implementation***
- LabVIEW user interface to change and observe parameters as simulation or control system is running
- Use any LabVIEW VI or programming structure inside or outside of simulation loops:
 - Integrated design and simulation, batch simulation
 - DAQ, RIO, vision, or CAN for I/O and feedback
- Easily create parallel and multirate simulation or control loops




8.4.2011






LabVIEW MathScript

- **Powerful textual programming for signal processing, analysis, and math**
 - More than 650 built-in functions
 - Reuse many of your m-file scripts created with The MathWorks, Inc. MATLAB® software and others
- **A native LabVIEW solution**
 - Interactive and programmatic interfaces
 - Does not require third-party software
 - Runs on RT Operating system




Simulink® is a registered trademark of The MathWorks, Inc. All other trademarks are the property of their respective owners.



DEMO

Working with LabVIEW MathScript



- Develop scripts interactively with the MathScript Window
- *Instrument your algorithms* by deploying with the MathScript Node
- Move back and forth as necessary to complete your work
- MathScript Window and MathScript Node share a global variable space





LabVIEW Statechart Module


- Statecharts provide high-level abstraction for state based applications
 - Simple semantics represent complex systems
 - Self-documenting design
- Integrate statecharts into existing LabVIEW applications
- Generate code for desktop, Real-time, FPGA, and embedded targets



8.4.2011




MATRIXx





- integrated suite of software tools for modeling and dynamic simulation, analysis, control design, and automatic code generation

8.4.2011



MATRIXx



SystemBuild - graphical system modeling and simulation

Xmath - interactive analysis, visualization, and control development

DocumentIt - automatic documentation generation

AutoCode - automatic embedded code generation for C and Ada


8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ





Rapid Control Prototyping (RCP)



Creating a functional prototype of the controller




8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ





Hardware-in-the-Loop (HIL) Simulation




Testing controller with simulated plant





NI VeriStand

Hardware In the Loop / Real-Time Testing and Simulation



HIL session

8.4.2011




LABVIEW REAL TIME INTRODUCTION

8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ





PC-Based Real-Time and Embedded

What is Real-Time?

- Real-time **does not** always mean real fast
- Real-time means **absolute reliability**
- Real-time systems have timing constraints that must be met to avoid failure
- Determinism is the ability to complete a task within a fixed amount of time






General Purpose OS

- High-priority tasks can be preempted by lower-priority tasks
- Extraneous background programs
 - Screen savers, disk utilities, virus software, etc.
- Peripheral Interrupts
 - Mouse, keyboard, etc.

Real-Time OS

- Scheduler ensures high-priority tasks execute first
- Direct control over all tasks
- Stand-alone (no mouse, keyboard, etc.)



Loop Rate	Software Jitter
10-100 Hz	Unbounded
Up to 100 kHz	Bounded



LabVIEW Real-Time Hardware Targets



LabVIEW Real-Time



PXI



Desktop or Industrial PC



Industrial
Controllers




CompactRIO



Single-Board RIO



LabVIEW 2009 MathScript RT Module



Desktop



NI
CompactRIO



PXI




NI Single-Board RIO



NI Embedded
Vision System





8.4.2011



LabVIEW Simulation Interface Toolkit (SIT)

- Connect LabVIEW user interface to The MathWorks, Inc. Simulink® software to enable interaction with your model during simulation
- Connect your model to real-time IO for prototyping, deployment, and HIL simulation




Simulink® is a registered trademark of The MathWorks, Inc. All other trademarks are the property of their respective owners.




LabVIEW Simulation Interface Toolkit (SIT)

LabVIEW Front Panel



LabVIEW Controls and Indicators

Simulation Model



SIT Connection Manager

SIT Connection Manager - Untitled 1

Model and Host | **Mappings** | Hardware I/O


Current Mappings

Type	Label	Mapped Parameter/Signal
Indicator	Waveform Chart	auto_suspension/output sum; 1
Control	Frequency	auto_suspension/Signal/nGenerator/Frequency;
Control	Stiffness	auto_suspension/stiffness k\nN//m/Gain


Buttons: Logging..., Remove Mapping, Change Mapping, OK, Cancel, Help

Model Parameters and Signals

Simulink® is a registered trademark of The MathWorks, Inc. All other trademarks are the property of their respective owners.




LabVIEW Real-Time System Development



8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ






Why Is This Functionality Important?


```
% Program P2_1
% Simulation of an M-point Moving Average Filter
% Generate the input signal
n = 0:100;
s1 = cos(2*pi*0.05*n); % A low-frequency sinusoid
s2 = cos(2*pi*0.47*n); % A high frequency sinusoid
x = s1+s2;
% Implementation of the moving average filter
M = input('Desired length of the filter = ');
num = ones(1,M);
y = filter(num,1,x)/M;
% display the input and output signals
clf;
subplot(2,2,1);
plot(n, s1);
axis([0, 100, -2, 2]);
xlabel('Time index n'); ylabel('Amplitude');
title('Signal #1');
subplot(2,2,2);
plot(n, s2);
axis([0, 100, -2, 2]);
xlabel('Time index n'); ylabel('Amplitude');
title('Signal #2');
subplot(2,2,3);
plot(n, x);
axis([0, 100, -2, 2]);
xlabel('Time index n'); ylabel('Amplitude');
title('Input signal');
subplot(2,2,4);
plot(n, y);
axis([0, 100, -2, 2]);
xlabel('Time index n'); ylabel('Amplitude');
title('output signal');
axis;
```




Deployment with Traditional Tools



MATLAB®, Parallel Computing Toolbox, and Embedded MATLAB are trademarks of The MathWorks, Inc. All other trademarks are the property of their respective owners.



Deployment with LabVIEW







LABVIEW FPGA INTRODUCTION

8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ





Customizing Instruments with DAQ and MI



8.4.2011




Customizing Instruments with FPGAs





What is an FPGA?





8.4.2011



FPGA Logic Implementation

Implementing Logic on FPGA: $F = \{(A+B)CD\} \oplus E$


LabVIEW FPGA Code




Why FPGAs?




- **High Reliability** – Designs become a custom circuit
- **High Determinism** – Runs algorithms at deterministic rates down to 25 ns (faster in many cases)
- **True Parallelism** – Enables parallel tasks and pipelining
- **Reconfigurable** – Create new and alter existing task-specific personalities




Common FPGA Applications in T & M



- When there is no instrument available
 - Custom digital communication protocols
 - Sensor simulation
 - Co-processing
- When the application requires point-by-point decisions
 - High-speed control
 - On-board processing and data reduction
 - Intelligent DAQ





Traditional Approach to Custom Hardware



```

cCountReg <= (others=>'0');
elsif rising_edge(clk) then
  if cRisingEdgeDetected then
    cCountReg <= cCountReg + 1;
  end if;
end if;
end process CounterRegister;
cCount <= cCountReg;
end rtl;

```

- Hardware Design: 2 weeks
- Prototype A Build/Test: 2 weeks
- Prototype B Build/Test: 2 weeks
- Software Design/Coding: 2 weeks
- Software Testing: 2 weeks
- System Testing/Certification: 2 weeks

TOTAL: 12 weeks, €\$ €\$ €\$





Programming FPGA

Counter

```

-- First we synchronize the asynchronous digital input to our clock
-- by inserting two flip flops.
SynchronizationFFs;
process( aReset, Clk )
begin
  if aReset then
    cdigitalInput_ms <= false;
    cdigitalInput <= false;
  elsif rising_edge(Clk) then
    cdigitalInput_ms <= adigitalInput;
    cdigitalInput <= cdigitalInput_ms;
  end if;
end process SynchronizationFFs;


-- Then we keep track of what the digital input was on the previous
-- clock cycle by inserting another flip flop
PreviousDigitalInputFF;
process( aReset, Clk )
begin
  if aReset then
    cprevdigitalInput <= false;
  elsif rising_edge(Clk) then
    cprevdigitalInput <= cdigitalInput;
  end if;
end process PreviousDigitalInputFF;

-- Then we have a little combinatorial logic to detect a rising edge
cRisingEdgeDetected <= cdigitalInput and not cprevdigitalInput;

-- And finally we have a register that increments when that rising
-- edge is detected.
CounterRegister;
process( aReset, Clk )
begin
  if aReset then
    cCountReg <= (others=>'0');
  elsif rising_edge(Clk) then
    if cRisingEdgeDetected then
      cCountReg <= cCountReg + 1;
    end if;
  end if;
end process CounterRegister;
ccount <= cCountReg;
end rtl;

```

VHDL



LabVIEW FPGA




Programming FPGA

I/O with DMA




66 pages, ~4,000 lines



LabVIEW FPGA



LabVIEW FPGA HW Targets



8.4.2011

Motion Control with LabVIEW



- **NI Motion Assistant**



- Interactive environment with 3D visualization
- Ready-to-run LabVIEW or C code creation
- Easy trapezoidal or S-curve velocity profile implementation
- Teach pendant for easy prototyping

- **NI SoftMotion Controller for CANopen and IEEE 1394**

- Use LabVIEW and NI Motion Assistant to program distributed motion control applications
- Compatible with intelligent CANopen drives from Copley and IEEE 1394 drives from ORMEC

- **NI SoftMotion Development Module**


- Develop custom motion controllers in LabVIEW Real-Time or LabVIEW FPGA
- Use trajectory generation, spline interpolation, position, velocity control, and encoder implementation VIs






What is Soft Motion?

- Implement parts of a motion control system in software
- Disaggregate a motion control system into modular components that are open, flexible, and customizable



Software



1970s: Black Box Solution




HMI




User,
Event, I/O


Supervisory
Control




Trajectory
Generation




Spline
Interpolation




Position/
Velocity
Control Loop



Analog I/O
Digital I/O





20 mA \rightarrow 3 A
Current
Loop,
Amplification



Motor/
Stage



Black Box Solution



1970

1980

1990



2000

8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ




1980s: Emergence of Bus Technology




8.4.2011



1990s: Emergence of Smart Drives



PC



Smart Drive



Motor



197x



198x

199x

200x




2000s: Emergence of RIO Technology



8.4.2011





Motion Controller Architecture

Traditional Plug-in Motion Controllers

NI Motion Assistant

NI-Motion for LabVIEW

DSP on Motion Controller

Supervisory
Control

Trajectory
Generation

Spline
Interpolation

Position, Velocity
Control Loop



NI 73xx Motion Controllers



NI-SoftMotion Development Module for LabVIEW

Traditional Plug-in Motion Controllers

NI Motion Assistant

NI-Motion for LabVIEW

DSP on Motion Controller

Supervisory Control

Trajectory Generation

Spline Interpolation

Position, Velocity Control Loop

NI SoftMotion Technology

NI SoftMotion Development Module for LabVIEW

Supervisory Control

Trajectory Generation

Spline Interpolation

Position, Velocity Control Loop


LabVIEW Real-Time and / or LabVIEW FPGA








NI 73xx Motion Controllers



Single Board Computers Compact FieldPoint M Series DAQ R Series DAQ CompactRIO



Choosing the Right Platform

Hardware Platform	Trajectory Generator	Spline Interpolation	Position/Velocity Control Loop	Encoder Implementation	Control Loop Rate	Applications
CompactRIO 	LabVIEW Real-Time	LabVIEW-FPGA			5 us	Ultra high precision machines for nanotech and MEMS applications
PC/PXI with R-Series 	LabVIEW Real-Time	LabVIEW-FPGA			5 us	Ultra high precision machines in nanotech and MEMS applications,
PC/PXI with Plug-in Motion Controller 	DSP on Motion Controller				62.5 us	High precision machines in semiconductor, healthcare applications
PC/PXI with Plug-in Data Acquisition 	LabVIEW Real-Time			-	1 ms	Packaging, material handling applications
Compact FieldPoint 	LabVIEW Real-Time			-	10 ms	Servo hydraulics, conveyors, high inertia systems



LABVIEW ROBOTICS INTRODUCTION

8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ



DARPA Urban Challenge



- Autonomously navigate 60 mile urban environment
- Follow all traffic laws
- Safely navigate around obstacles/barriers
- Safely interact with other UGV and manned vehicles at stop signs during passing, parking



**Odin – 3rd Place Winner
Virginia Tech**

Powered by LabVIEW and CompactRIO



8.4.2011



Comparison


LabVIEW / RIO for Robotics

Virginia Tech (LabVIEW + CompactRIO)



Do-it-yourself

MIT (C with a 40 core Linux cluster)




8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ



Comparison



- NI dramatically reduces the cost of robotics system design, deployment, and testing
- Key strengths:
 - Rapid development software, Extensive, integrated I/O support, Tightly integrated system design platforms, World class support



LabVIEW Robotics

Connectivity to sensors and actuators from top vendors

Image processing and acquisition libraries

JBUS and Ethernet protocols for communication



Deployment to embedded real-time and FPGA hardware

A* and AD* search algorithms for real-time obstacle avoidance

Steering and kinematics algorithms

8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ



“What is” LabVIEW Robotics



New Getting Started Experience

Getting Started Wizard, RIO Hardware Wizard, Template Architectures

Robotics Software

- LabVIEW FPGA
- LabVIEW Real-Time
- LabVIEW Mathscript RT
- LabVIEW CD&Sim
- NI Vision
- NI Soft Motion
- LabVIEW Statechart
- PID Toolkit
- System ID Toolkit

Robotics Drivers

- Sensor Drivers
- Actuator Drivers
- Driver Project Wizard

Robotics IP


- Search algorithms
- Robotics visualization
- Obstacle avoidance
- Kinematics
- Robotics Examples




LabVIEW Software Bundle




LabVIEW Real-Time




NI SoftMotion




LabVIEW FPGA




LabVIEW Statechart



NI Vision



LabVIEW Mathscript RT



**LabVIEW Control
Design and Simulation**



LabVIEW PID Toolkit

3rd Party Connectivity



Development framework

Collaborator	New capabilities
Cogmation	System simulation
Energid	Kinematics
Hokuyo	LIDAR sensors
iRobot	Hardware integration
Microsoft	System simulation
MobileRobots	Hardware integration
MaxonMotors	Smart motor connectivity
Pitsco	Starter kit OEM, Academic
Skilligent	AI vision software
TORC	J AUS Protocol
Velodyne	LIDAR sensors

Multiple hardware targets


Advanced Control

Open software

Code reuse

Integrate C, HDL, .m files

Robotics IP



- Sensing
- Connectivity
MobileRobots, Skilligent, Cogmation
- Protocols
J AUS, NMEA, FPGA
- Path Planning
- Obstacle Avoidance
- Steering
- Robotic Arm
Open Source Robotics Toolbox
- Download additional algorithms



Targets for LV Robotics




NI Single-Board RIO

- Board-level embedded controller
- Integrated FPGA and real-time processor
- Built-in analog and digital I/O, can be expanded with I/O modules




NI CompactRIO

- Embedded controller with rugged, mechanical enclosure
- Integrated FPGA and real-time processor
- Includes modules for robotics-specific I/O




NI Robot Starter Kit

- Robot kit based on NI Single-Board RIO
- Includes ultrasonic sensor, motors, encoders, battery, and charger
- Performs basic obstacle avoidance out of the box



Extending Graphical System Design for Robotics



8.4.2011

Autonomous Ground Vehicle example



Microstrain®
Inertial Sensor
(inactive)


NI Single-Board RIO

- RT Power PC Processor
- FPGA
- Serial connectivity to sensors
- Ethernet communication to development laptop

IFI Robotics® Victor 884
Speed Controller

HPI Racing® E-Savage
Sport Hobbyist RC Car



Hokuyo® LIDAR Sensor



8.4.2011



LabVIEW Robotics on NI RIO Hardware





NI Single-Board RIO




NI CompactRIO



Overview of a Simple Mobile Robot



Code example




- > Scan area with LIDAR
- > calculate trajectory around objects
- > control motors



NI LabVIEW Robotics Starter Kit for Teaching and Research

- Complete, out-of-the-box mobile robot platform
- For teaching robotics and prototyping
- Includes NI Single-Board RIO, motors, motor encoders, rotating ultrasonic sensor
- Can be expanded with additional sensors, actuators, and manipulators



8.4.2011

INVESTICE DO ROZVOJE VZDĚLÁVÁNÍ







LabVIEW Robotics



IP for navigation, steering, kinematics and more



High-level **graphical programming** environment



Deployment to Real-Time and FPGA hardware



Connectivity to sensors and actuators from top vendors



Tools for integrating **text-based algorithms**

```
1 x = rand(n, 1)*5;
2 y = rand(n, 1)*5;
3 [vx, vy] = voronoi(x,y);
4 xy = [vx(1,:); vy(1,:)];
```

Examples of real-world applications

